

## KEY FEATURES

- ◆ 32 channels, 14-bit @125 MS/s Digitizer
- ◆ Handy **Desktop** form factor
- ◆ Based on powerful Xilinx Zynq-7000 SoC with **open FPGA**
- ◆ Fully supported by **SCI-Compiler** for easy FPGA programming
- ◆ Ideally suited to readout **PMTs and Position Sensitive detectors** in R&D/Lab development stage
- ◆ **32 Single-ended** analog inputs on LEMO connectors
- ◆ **Programmable analog frontend**
- ◆ **[x1:x100] analog gain**, adapting to many HEP and nuclear spectroscopy detectors
- ◆ Board-to-board **synchronization** with a single CAT5e cable.
- ◆ Configurable digital I/Os to interface with external systems
- ◆ Maximum **flexibility**: USB3.0, Ethernet, and Optical Link connectivity, to support remote management as well as extreme fast data flow
- ◆ **2.4" touch screen display** for quick configuration and status control
- ◆ **Web Interface** for quick board start-up
- ◆ Default firmware for trapezoidal filter PHA and waveform recording
- ◆ Open-source SCI-55x0 Readout Software



Supported by



High Energy Physics



Multichannel Spectroscopy



Lab R&amp;D

## DESCRIPTION

The DT5560SE is a Desktop, 32 Channel, 14-bit 125MS/s Waveform Digitizer which features an **Open FPGA** format which offers the user vast programmable data processing capabilities

The DT5560SE Open FPGA Digitizer is ideally suited to readout detectors commonly used in HEP and nuclear spectroscopy, exploiting the handy form factor for R&D and prototyping in a laboratory. By taking advantage of the powerful SoC architecture the user can quickly and easily design **custom logic and pulse processing algorithms** on the open FPGA, as well as develop middleware/software which perfectly matches of the application of interest. No expertise in VHDL/Verilog is required for the user to utilize this powerful tool.


The board can simultaneously manage **digital** (LVDS, NIM, TTL) and **analog** signals, thus supporting the implementation of a wide range of functionalities required by physics experiments: Signal Digitization, Complex Trigger Logic, Pulse Height Analysis with MCA capabilities, Time Tagging, Pulse Shape Discrimination, etc. The DT5560 features single-ended analog inputs on LEMO connectors and an advanced programmable input stage with different possible gain and offset, suitable to adapt to a wide range of detectors.

Critical to the DT5560SE design is an **open-FPGA** architecture. Thanks to **SCI-Compiler** software, users can combine several processing blocks in a block diagram, supporting the quick and simple development of firmware algorithms critical to data processing. In few clicks, and without the knowledge of any FPGA programming language, it is possible to implement Pulse Height Analysis (PHA), highly accurate event timing and timestamping (TDC), mathematical operations (including data fitting), Pulse shape discrimination (PSD), and much more.

Free and open-source **SCI-55x0 readout software** is also provided. This open-source demo software is designed to manage the standard pulse height analysis firmware implementing energy measurements using a trapezoidal filter together with waveform recording.

## TECHNICAL SPECIFICATIONS

<b>GENERAL</b>	<b>Form Factor</b> Desktop module 257x102x331 mm3 (WxHxD)		
<b>POWER CONSUMPTION</b>	300 mA @ 220 Vac (Typ.)		
<b>ANALOG INPUT</b>	<b>Channels</b> 32 single-ended inputs on LEMO		
	<b>Impedance</b> 50 Ω/1 kΩ programmable	<b>Analog Coarse Gain</b> [x1:x100]	<b>Full Scale Range</b> [0.015 V <sub>pp</sub> : 1.5 V <sub>pp</sub> ]
	<b>Bandwidth</b> 60 MHz  Programmable DC offset adjustment on each input in the full scale range		
<b>DIGITAL I/Os</b>	<b>USER IO 0...2 (LEMO)</b> Programmable Digital I/Os, function stated at firmware level. Can be used as Trigger, Start, Busy		
	Single-ended, Zin / Rt = 50 Ω		
<b>DIGITAL CONVERSION</b>	<b>Resolution</b> 14 bits	<b>Sampling Rate</b> 125 MS/s Simultaneously on each channel	
<b>CLOCK GENERATION</b>	<b>125 MHz ADC clock</b> Clock sources: internal/external Internal 25 MHz oscillator External 25 MHz – USER IN 0 or SYNC connector		
<b>TRIGGER</b>	<b>Trigger Source</b> <i>Internal/External:</i> managed by the default firmware <i>Complex trigger logic:</i> implementable by the user on the open FPGA	<b>Trigger Propagation</b> Through USER I/Os and Sync Connector	
		<b>Trigger Time Stamp</b> <i>Default FW:</i> 32-bit counter, 8 ns resolution, 26-day range; <i>Custom FW:</i> defined by the firmware design	
<b>SYNCHRONIZATION</b>	<b>Clock Propagation</b> USER I/Os connectors SYNC Connector	<b>Acquisition Synchronization</b> Through programmable LEMO Through dedicated SYNC Connector	
		<b>Sync connector allows to cascade multiple units and synchronize them with a single standard CAT5e cable</b>	
<b>FPGA</b>	<b>Open FPGA</b> 1x Xilinx Zynq-7000 SoC Z-7030		
<b>MEMORY</b>	1 GByte of memory for list readout on each SoC  Up to 8ks/ch for simultaneous waveform readout		
<b>COMMUNICATION INTERFACE</b>	<b>Ethernet</b> 1Gbps		The different readout interface allows to integrate the DT5560SE in existing experimental environment.
	<b>Optical Link</b> Slots for 2 x 10Gbps SFP+ transceivers (communication protocol not implemented by default)		
	<b>USB 2.0</b> 1x mini-USB		
<b>FIRMWARE</b>	<b>Default</b> -Waveform recording and Pulse Height Analysis - Ethernet/USB communication	<b>Custom</b> Use SCI-Compiler to develop your own firmware!	
	<b>FIRMWARE UPGRADE</b> Firmware can be upgraded via Ethernet, mini-USB or JTAG mini-USB debugger (on-the-fly)		
<b>SOFTWARE</b>	<b>SCI-55X0 Readout Software</b> to manage the default firmware <b>SCI-Compiler</b> for custom firmware development		



### Ordering Option

Ordering code	Description
WDT5560SEXAA	DT5560SE 32 Ch. 14 bit 125 MS/s Digitizer single-ended (SciCompiler SW555 included)

## Register your device


Register your device to your **MyCAEN+** account and get access to our customer services, such as notification for new firmware or software upgrade, tracking service procedures or open a ticket for assistance. **MyCAEN+** accounts have a dedicated support service for their registered products. A set of basic information can be shared with the operator, speeding up the troubleshooting process and improving the efficiency of the support interactions.

**MyCAEN+** dashboard is designed to offer you a direct access to all our after sales services. Registration is totally free, to create an account go to <https://www.caen.it/become-mycaenplus-user> and fill the registration form with your data.




1

create a MyCAEN+ account



2

register your devices



3

get support and more!





**CAEN S.p.A.**

Via Vetraia 11  
55049 - Viareggio  
Italy  
Phone +39 0584 388 398  
Fax +39 0584 388 959  
info@caen.it  
[www.caen.it](http://www.caen.it)



**CAEN GmbH**

Brunnenweg 9  
64331 Weiterstadt  
Germany  
Tel. +49 (0)212 254 4077  
Mobile +49 (0)151 16 548 484  
info@caen-de.com  
[www.caen-de.com](http://www.caen-de.com)

**CAEN Technologies, Inc.**

1 Edgewater Street - Suite 101  
Staten Island, NY 10305  
USA  
Phone: +1 (718) 981-0401  
Fax: +1 (718) 556-9185  
info@caentechnologies.com  
[www.caentechnologies.com](http://www.caentechnologies.com)

**CAENspa INDIA** Private Limited

B205, BLDG42, B Wing,  
Azad Nagar Sangam CHS,  
Mhada Layout, Azad Nagar, Andheri (W)  
Mumbai, Mumbai City,  
Maharashtra, India, 400053  
info@caen-india.in  
[www.caen-india.in](http://www.caen-india.in)

