

2730

Digitizer Family

16 / 32-Channel 14-bit 500 MS/s



The perfect mix of sampling rate, resolution and channel density

Overview


The 2730 Digitizer is a 16/32-channel digital signal processor designed for radiation detectors, available in **VME64**, **VME64X** and **Desktop** form factors. It not only offers waveform digitization and recording but also supports Multi-Channel Analysis, making it suitable for a wide range of applications in nuclear and particle physics, high-timing resolution, fast neutron spectroscopy, and homeland security. The embedded CPU provides powerful computational resources, allowing the 2730 to accommodate various pulse processing algorithms, including pulse height analysis (**PHA**), constant fraction discrimination (**CFD**), and pulse shape discrimination (**PSD**), which can be independently applied to each of the channels. Additionally, the 2730 offers software programmable analog gain of up to x20.

Highlights


- 16/32-channel, 500MS/s 14-bit ADC with individual DC offset adjustment
- Available in **VME64**, **VME64X** and **Desktop** form factors
- VME versions fully compliant with CAEN **μ-crate** module
- Software selectable analog gain.
- Front panel readout via **USB-3.0** or **1/10Gb** Ethernet
- Up to **42 ms** of continuous wave recording per channel in **DDR4** memories
- Onboard **Zynq® UltraScale+™** MPSoC integrating an **Arm®**-based CPU running **Linux®**
- **Open FPGA** architecture allows customization of pulse analysis algorithms
- Supports digital pulse processing and waveform recording of 16/32 independent detectors.
- Suited for signals from liquid or inorganic scintillators coupled to PMTs or SiPMs, or Silicon and HPGe detectors.
- High-resolution Nuclear Spectroscopy: multiport MCA operating in **PHA**, **PSD** modes
- **Digital CFD** for sub-ns timing measurements
- Front panel DAC output programmable for signal inspection, pulse generation, majority level

Software

- GUI-based readout software available for multiparametric spectroscopy (**CoMPASS**) or waveform recording (**WaveDump2**)
- Firmware/software generator and compiler for the Open FPGA (**Sci-Compiler**), eliminating the need for FPGA programming skills.
- Libraries (**FELib**) and demo codes are provided for software customization



2730 Digitizer architecture




Data Acquisition

CAEN digitizers support multiple data acquisition modes, implemented as distinct FPGA firmware solutions, making them adaptable to a wide range of radiation detection applications in Nuclear Physics. The CAEN 2730 Digitizer Family features **16 or 32** single-ended channels, each one capable of digitizing detector signals with a **14-bit ADC** at **500 MS/s**. The data acquisition is driven by the trigger signal generation and the identification of a Region of Interest (ROI), defined in terms of samples or time duration. Trigger sources can basically be either local (channel self-trigger), or external, or software. Once acquired, the digitized data is processed in the FPGA, stored in high-speed memory by events including Trigger ID/ Timestamp tag, and then transferred via high-bandwidth communication interfaces for further analysis. The Digitizer operates in different acquisition modes, designed to balance throughput, latency, and data efficiency based on experimental needs.

Triggered mode: All channels acquire data simultaneously upon a global trigger generated by a Central Logic Unit that processes the local triggers received from the channels. Optionally, the external and software trigger can also be the source for the global trigger. Zero suppression algorithms can be applied to remove non-significant data and reduce the readout payload.

Streaming readout mode: Each channel identifies the ROI autonomously. The channel self-trigger is used to acquire data independently on the other channels. This mode implements automatic zero suppression (not fired channels are not acquired), it maximizes acquisition rates, and it is ideal for applications requiring real-time parameter extraction. Coincidence/anticoincidence logic can be configured to validate the event acquisition upon the combination of the local trigger with other local triggers and/or external I/Os.



FPGA & Arm Processor

The CAEN 27xx Digitizer Family has been equipped with a Xilinx Zynq UltraScale+ MPSoC including FPGA and Arm-based processor running Linux.

In the 27xx architecture, specific functional FPGA blocks are open for custom firmware solutions. Users can control the data output information and implement complex trigger logics using I/O signals to validate or discard the events.

Users can also automatize processes programming custom software routines in the Linux operating system hosted on the embedded Arm processor.

Synchronization

Multi-board synchronization of 27xx digitizers can be achieved by front panel cabling optimization (e.g. both clock and sync signals sent on CLK-OUT / CLK-IN), or by P0 backplane¹.

¹ Customization available on request.

Connectivity

Multi-interface options are available on the front panel: **USB-3.0** with maximum tested transfer rate of 280 MB/s; **1/10 Gb Ethernet** with up to **1100 MB/s²** measured transfer rate for 10G UDP.

² See application note: AN12165 - Benchmarking Streaming Readout Performance of CAEN Digitizers.

Firmware & Software

The 2730 Digitizer Family can be operated upon both pre-configured firmware developed by CAEN and custom user-generated firmware, offering flexibility for a wide range of applications. More than a firmware can be simultaneously stored in the Digitizer FLASH memory and quickly activated if necessary.


CAEN provides ready-to-use firmware solutions, optimized for specific acquisition and processing needs:

- **Scope firmware:** based on full waveform recording in triggered acquisition mode. Zero suppression function is available to reduce unnecessary data readout.
- **DPP-PHA Firmware:** Implements Digital Pulse Processing for the pulse shape analysis. Physical parameters such as pulse height, charge and timestamp are extracted from waveforms acquired in streaming readout. It is yet possible to save both raw waves and parameters.
- **DPP-PSD firmware:** implements Digital Pulse Processing algorithms of charge integration and pulse shape discrimination. Physical parameters like energy, timestamp and PSD are extracted from the waveforms acquired in streaming readout mode. CFD function is available for fine timestamp.

Dedicated CAEN **software** tools are available to manage the firmware solutions:

- **WaveDump2** works with Scope Firmware, providing a user-friendly interface for waveform acquisition and real-time data visualization.
- **CoMPASS** is compatible with DPP-PSD Firmware, allowing multiparametric data acquisition, real-time PSD analysis, and event-based visualization.
- **FELib (Front-End library)** facilitates users needing custom software development. It is a comprehensive C/ C++ API for direct interaction with the digitizer hardware, enabling custom DAQ implementations with full control over data acquisition parameters and processing workflows.

For users requiring custom acquisition and processing, the Open FPGA architecture enables firmware customization through **Sci-Compiler**. This versatile graphical tool not only makes users capable of producing personalized firmware solutions without need of FPGA programming language skills but also generates the drivers and libraries and offers graphical tools to develop custom DAQ software.



www.caen.it/products/wavedump2/



WaveDump2 software


- Waveform recording application
- Multi-board management
- Simultaneous plot of waveforms from up to 8 input channels
- Flexible and easy configuration of channel and trigger settings
- Runtime FFT analysis

WaveDump2 is a C++ software designed to support the Digitizer Series 2.0, running the scope firmware for waveform recording provided by CAEN. Developed using the **Qt cross-platform** application development framework, this software offers an advanced and user-friendly configuration GUI. It provides a comprehensive range of tools and functionalities to manage various hardware parameters, from basic settings to more specific ones. Configuration settings can be conveniently stored in or loaded from configuration files. The software also facilitates data acquisition from multiple boards and synchronized systems through a dedicated toolbar. The collected data can be saved in ASCII or binary file formats for offline analysis.

The program includes a plot section that functions as an 8-channel digital oscilloscope emulator. This tool allows users to review acquired waveforms, fine-tune device settings, and troubleshoot potential issues. The oscilloscope interface features cursors for on-screen measurements, as well as marker lines to indicate the trigger position and trigger threshold level. Traces can be individually enabled or disabled, and a legend is provided to easily identify displayed signals. The graphical tool offers zooming controls in both the vertical and horizontal directions. Basic processing capabilities, such as FFT (Fast Fourier Transform) and samples histogramming, are available in real-time.

WaveDump2 is compatible for Windows® and Linux® platforms.





ZYNQ
UltraSCALE+




www.caen.it/products/compass/



CoPASS multiparametric software

- Simultaneous plot of waveforms, Time, Energy, PSD, and TOF spectra
- Online filtering (Time, Energy, PSD)
- Multi-board management
- Advanced data saving
- ROOT format data saving



CAEN Multi-Parameter Spectroscopy Software (**CoPASS**) is the data acquisition (DAQ) software designed for both Digitizer Series 1.0 and 2.0, running the DPP (Digital Pulse Processing) firmware provided by CAEN. It enables Multiparametric Data Acquisition for Physics Applications, where detectors can be directly connected to the digitizers/MCAs inputs, allowing simultaneous acquisition of energy, timing, and PSD (Pulse Shape Discrimination) spectra.

CoPASS software offers a user-friendly interface designed to manage the acquisition process using all the CAEN DPP algorithms. It provides easy configuration of acquisition parameters and allows up to six different plots and histograms to be displayed simultaneously. CoPASS can handle multiple boards and enables straightforward synchronization of multiboard systems. Some of the key features of CoPASS include event correlation between different channels (both in hardware and software), energy, PSD, and time selections, calculation and display of acquisition statistics (trigger rates, data throughput, percentage of discarded events due to selections, etc.), basic mathematical analysis of recorded spectra (ROI selection, background subtraction, peak fitting, etc.), saving output data files (raw data, lists, waveforms, spectra), and offline processing using saved files with different processing parameters.

For users familiar with the ROOT Analysis Framework, CoPASS provides the option to save output files (lists, waveforms, and spectra) in the ROOT TTree format, allowing easy post-processing with customized analysis code.

CoPASS is available for Windows® and Linux® platforms.



www.caen.it/products/caen-toolbox/


CAEN Toolbox is a software utility designed to upgrade and manage the firmware on the 27xx Digitizer Family. This highly versatile software suite supports a wide selection of CAEN devices, including front-end boards, Digitizer 1.0 and 2.0 series, bridges and controllers, PLU, and power supplies. It offers a user-friendly GUI or command line application to manage onboard firmware, perform debug tests, and execute other useful functions.



ToolBOX is available for Windows® and Linux® platforms.




The Digitizer 2730 features an intuitive **Web Interface** that allows users to access key service functionalities directly from a web browser, without requiring additional software. This interface enables real-time hardware status monitoring, providing visibility on operating parameters and error notifications. Users can configure and manage network connectivity settings, either by manually assigning an IP address or using DHCP for automatic allocation. The Web Interface also supports firmware management, allowing seamless upgrades and selection of available versions directly from the control panel. Additionally, it offers advanced configuration options, including PLL management, enabling precise synchronization of the digitizer's internal clock. Access is available via USB or Ethernet, with credential-based authentication ensuring different authorization levels for administrators and standard users.



www.caen.it/products/caen-felib-library/

CAEN FELib Library



- Set of functions designed for controlling and utilizing Digitizers 2.0 (2740, 2745, 2730, and 2751 family).
- Available in C/C++ and Python for both Windows and Linux operating systems.
- Distributed as an open-source software under the GNU Lesser General Public License 3.
- Provides multithread support for enhanced performance.



CAEN Waveform digitizers x27xx introduce a new way of accessing the firmware parameters, providing an abstraction of the registers in the form of library parameters that are much easier to understand and use.

This new way is designed to simplify the life of those users who need to build their own DAQ system and software and access the digitizer firmware parameters. **CAEN FELib** can be used to control and acquire data from the new generation of CAEN digitizers. This library is only an interface and does not include support for any digitizer family. To use a digitizer, the user must also install the corresponding CAEN Digx library.

FELib is compatible for Windows® and Linux® (x86 and Arm) platforms.



www.caen.it/products/sci-compiler/



Sci-Compiler

- Block-diagram-based programming tool for CAEN Open FPGA boards
- Designed to make FPGA access easier, even for non-expert programmers
- Offers 100+ advanced signal processing blocks for Physics and Nuclear Engineering
- Provides Remote Customization Service for compilation and simulation

Sci-Compiler, short for Scientific Compiler, is a graphical software tool designed to simplify and expedite the implementation of firmware in physics applications for open FPGA CAEN boards. By creating a block diagram, the software can automatically generate firmware that can be directly deployed on compatible hardware. This means that even users without expertise in VHDL/Verilog programming can create their own firmware code. It is a unique tool that generates and compiles FPGA code, downloads it onto the target device, and allows real-time data acquisition on a host computer.



The Sci-Compiler tool includes over 100 virtual blocks that implement complex functions commonly used in physics applications. These functions include waveform recording, logic gates, TDC (Time-to-Digital Converter), spectrum reconstruction, pulse shape discrimination, and more.

Sci-Compiler is currently available for Windows® platforms.

Sci-Compiler is a software tool that simplifies and accelerates the R&D phase. It allows users to create a diagram by placing and connecting different blocks (e.g. oscilloscope, TDC, MCA, charge integration, etc.) that represent the desired functions. Sci-Compiler then automatically generates and deploys a VHDL code to the FPGA that implements those functions.

This way, even users who are not familiar with VHDL/Verilog can write their own firmware code by focusing on the functional blocks of their application.

In addition, Sci-Compiler provides a Software Development Kit (Sci-SDK) for Windows and Linux that is compatible with



the custom firmware for any supported board. The SDK consists of drivers, libraries and example codes in C++ and Python, making it easy to create a custom DAQ software that can run on Windows or Linux.

The Sci-Compiler software enables the development of both purely digital applications, using blocks such as logic gates, scaler, state machine, and analog processing applications, such as custom Multichannel Analyzers, charge integration, Pulse Shape Discrimination, Waveform recording with custom trigger logic, and many more.


Sci-Compiler is capable of automatically generating VHDL firmware code that implements the functions specified in the block diagram.

The compilation process is made highly accessible through the optional **Remote Customization Service**, which allows you to generate an operating firmware even if you don't have a complete FPGA compiler software installed on your local PC. This greatly simplifies the software setup. By utilizing the Remote Customization Service, Sci-Compiler handles the addition of hard-coded components to your project that remain consistent in each firmware, and generates the final firmware file. This file is then ready to be deployed onboard. CAEN provides the Remote Customization Service and Yearly Upgrade Plan to deliver a high-quality software product with the necessary flexibility to meet the users' requirements.



Sci-Compiler license

Runtime license





Remote Customization / Upgrade

A User Account-Based License allows access to Sci-Compiler through **individual user accounts**. Each user must have a unique account to use the software, and the license is tied to the user's credentials rather than a physical device or hardware key.

Using a single Sci-Compiler license, it is possible to compile and deploy firmware for multiple compatible boards that have been activated through a **runtime license**. A different runtime license is needed for each board.

Remote customization service allows to generate the firmware code with minimal local resources

Stay up-to-date with the newest Sci-Compiler features by subscribing the **yearly upgrade service**



www.sci-compiler.com

Ordering Option

Description	Code
SW555 - Sci-Compiler PRO License	WSW555PROXAA
Sci-Compiler runtime license for Digitizer 2.0 series	WSW555RUNTIME
1 year remote customization service + upgrade for Sci-Compiler	WSW555RCSXAAA
5 years remote customization service + upgrade for Sci-Compiler	WSW555RCSX5YA

Technical Specifications

General Features

Analog Inputs

Number of Channels (Single-ended)	32 16	(VX2730, DT2730) (VX2730B, DT2730B, V2730B)
Impedance	50 Ω	
Connector	MCX	
Full scale range (FSR)	$4 V_{pp} \div 0.2 V_{pp}$	
Individual Offset adjustable in the range	$\pm 2.5V$	
Bandwidth (-3 dB)	250 MHz (guaranteed for Gain ≥ 2)	
Gain	$\times 1 \div \times 20$ software programmable In steps of 1 dB independently on each channel	

Digital Conversion / System Performance

Resolution	14 bits	
Sampling Rate	500 MS/s (simultaneously on each input), Scalable by 2^n decimation factor, $n = 1$ to 10 (Scope firmware only)	
ENOB (Typ)	10.5 (@50MHz, -3dB, Gain $\times 2$)	
RMS (Typ)	2.4 LSB RMS (@Gain $\times 2$)	

Digital I/O and Analog Output

CLK-IN	Two differential pairs: - CLK: reference clock signal - SYNC: synchronization signal (start/stop, T0, etc.)	AC-coupled LVDS, ECL, PECL, LVPECL, CML Zdiff = 100 Ω 2.54mm 4-pin AMPMODU Mod II male connector
CLK-OUT	Same functionalities as CLK-IN Daisy chainable in multi-board synchronization	LVDS 2.54mm 4-pin AMPMODU Mod II male connector
TRG-IN/TRG-OUT/GPIO/S-IN	General-purpose I/Os Software programmable (trigger, gate, veto, busy, etc.) - TRG-IN/S-IN internally terminated with 50 Ω (Zin = 50 Ω) - TRG-OUT requires Rt = 50 Ω - GPIO as Input must be terminated with 50 Ω - GPIO as TTL Output requires Rt = 50 Ω - GPIO as NIM Output requires Rt = 50 Ω or 25 Ω	Single-ended TTL/NIM (SW programmable) LEMO 00 female connector
LVDS I/O	16 differential pairs Software programmable I/O (individual self-trigger outputs, trigger validations, Veto, Busy, Start, Stop, Pattern Input, etc.)	LVDS Zdiff = 100 Ω (when set as inputs) 2.54mm 34-pin AMPMODU Mod II male connector
DAC OUT	DAC output for signal inspection, pulse generation, majority level 14-bit Digital-to-Analog Converter (DAC) 125 MS/s Update Rate	$\pm 1 V$ @ 50 Ω load $\pm 2 V$ @ hi-Z load Output Range LEMO 00 connector

Acquisition Memory

5 GB total DDR4 memory size, divisible in multiple buffers Maximum record length: ~ 42 ms @ 500 MS/s (2 event buffer configuration) ³ ³ Value referred to the Scope firmware (minimum of two buffers admitted)	
---	--

Communication Interfaces

1 GbE	Copper RJ45 or optical LC connector on SFP+ transceiver TCP/IP protocol	Transfer rate: 110 MB/s
10 GbE (Available on Request)	Copper RJ45 or LC optical connector on SFP+ transceiver UDP Protocol:	Transfer rate: 1100 MB/s ⁴ ⁴ See Application Note: AN12165 - Benchmarking Streaming Readout Performance of CAEN Digitizers
USB 3.0	USB-C type connector USB 3.1 GEN1 protocol	Transfer rate: 280 MB/s

Technical Specifications (continued)

Acquisition Modes

Triggered Mode	All the channels fire simultaneously upon a global trigger generated by the Central Logic Unit receiving the trigger source signals; a zero suppression function is available
Streaming Readout Mode	Each channel autonomously identifies the ROI and uses the local trigger to get events independently on the other channels; validation logics can be configured for correlated acquisition (coincidence/anticoincidence)

Trigger

Trigger sources	<ul style="list-style-type: none">- Software by register writing- External upon the leading edge of The TRG-IN signal (TTL/NIM)- Local (self-trigger) upon the channel discriminator with programmable threshold	
Trigger Time Stamp	Scope Firmware	DPP firmware
Resolution:	8 ns coarse time stamp,	2 ns coarse timestamp, 2 ps fine time stamp
Counter range:	48 bits	48 bits
Full-scale range:	~625 h	156 h

Clock & Synchronization

Clock Generation	By default, the Digitizer's main clocks can be optionally generated upon from the internal 50MHz or external 62.5MHz reference (CLK-IN). Onboard programmable PLL allows locking to different external frequencies
Clock Synchronization	Default 62.5 ⁵ MHz frequency distributed by: <ul style="list-style-type: none">- fan-out to CLK-IN- CLK-IN/CLK-OUT daisy chain with sw programmable CLK-OUT delay shift ⁵ <i>Custom frequencies can be supported on request</i>
Run Synchronization (Acquisition Start/Stop)	Optionally, by Daisy chain or fan-out propagation through differential CLK-IN/CLK-OUT or LVDS I/O, or single-ended NIM/TTL I/O
Data Synchronization	Programmable Busy/Veto logic on differential LVDS I/O, or single-ended NIM/TTL I/O for event building
Trigger Time Stamp Reset	Optionally, by Software from start run command or Hardware from S-IN/GPIO input (Scope Firmware only)
Trigger Distribution	TRG-IN/TRG-OUT NIM/TTL LEMO I/O (global trigger) or LVDS I/O (global or local trigger)

Firmware and FPGA

FPGA	
Device	Xilinx Zynq UltraScale+ Multiprocessor System-on-Chip mod. XCZU19EG Processing System based on Quad-core Arm with 2GB DDR4 memory @2400 MT/s (Linux OS onboard) Programmable logic with more than 1100K system logic cells and 80Mbit memory
CAEN Firmware	Developed by CAEN, stored in the on-board FLASH memory, and live rebootable by Web Interface
DPP Firmware	Firmware implementing Digital Pulse Processing algorithms ⁶ : <ul style="list-style-type: none">- DPP-PHA: Pulse Height Analysis- DPP-PSD: Pulse Shape Discrimination ⁶ <i>30-minute per power cycle in Trial mode, license is required for full-time work</i>
Scope Firmware	Firmware for the waveform recording
Upgrades	firmware can be uploaded via Web Interface or CAEN Toolbox software (scope and DPP firmware, and their updates)
User Firmware (Open FPGA)	
SCI-Compiler	User Firmware Generator and Compiler Graphical Tool for CAEN Programmable Boards
Scope Personalization	Customizable features of the Scope firmware: <ul style="list-style-type: none">- Common trigger- Simultaneous waveform recording on 32 channels management- Trigger logic- Wave processing
DPP Personalization	Customizable features of the DPP firmware: <ul style="list-style-type: none">- Individual trigger and channel acquisition management- DPP algorithm- Trigger logic- Event data information

Technical Specifications (continued)

Software

Readout Software

CoMPASS spectroscopy software (CAEN DPP firmware only) for Windows® and Linux®

WaveDump2 (CAEN scope firmware only) for Windows® and Linux®

SCI-Compiler (Open FPGA): Automatic generation of drivers (USB, ethernet), libraries, and demo software for Windows®

Web Interface

Firmware management (e.g. upgrades and on-the-fly selection of the firmware to run), board information, PLL and Ethernet configuration, board status monitoring, DPP license management

SDK and Tools

General-purpose C libraries with demo samples for host Windows® and Linux® PC, and embedded Arm processor

Mechanical

	VX2730, VX2730B	V2730B	DT2730, DT2730B	
Form Factor	1-unit wide VME64X	1-unit wide VME64	Desktop	Desktop / Rack
Weight	700 g	690 g	3120 g	3170 g
Dimension	6U x 160 mm	6U x 160 mm	341 W x 100 H x 303 L mm ³ (including connectors)	19" rack mount

Environmental

Environmental	Indoor use
Operating Temperature	0°C ÷ +40°C
Storage Temperature	-10°C ÷ +60°C
Operating Humidity	10% ÷ 90% RH non condensing
Storage Humidity	5% ÷ 90% RH non condensing
Pollution Degree	2
Overvoltage Category	II
EMC Environment	Commercial and light industrial
IP Degree	Enclosure (desktop models), not for wet location

Regulatory




Compliance	EMC: Safety:	CE 2014/30/EU Electromagnetic compatibility Directive CE 2014/35/EU Low Voltage Directive
------------	-----------------	--

Power Requirements (Typ)


	VX2730 ⁷	VX2730B ⁷	V2730B ⁷	DT2730	
+ 12V	0.5 A	0.8 A	0.8 A	n.a.	-
+ 5 V	4.8 A	5.6 A	7.4 A	n.a.	-
+ 3.3 V	8.9 A	2.6 A	Not Used	n.a.	-
Mains Powered (Max. 130 Watt @ 110/220V)					

⁷ The values above are typical and preliminary; referring to a 1-GbE Scope firmware; they may vary depending on the firmware type.

DT2730 Mechanical Dimension




2730 PID (Product Identifier)




PID (Product Identifier) is a unique incremental number greater than 10000 assigned to each CAEN product. It can be found on a label attached to the product (refer to the figure) and is also stored in an onboard non-volatile memory that can be read via the Web Interface.

2730 Front Panel and LED behavior




2730 SFP+ receptacle for Ethernet interface



Rack Mounting:

Desktop version (DT2730) can be rack mounted using 2 brackets included in the product-kit.



2730 Accessories



A319A Clock & Sync cable assembly

The A319A is a cable assembly designed for the distribution of Clock and Sync signals in the 27xx Digitizer families. Utilizing the front panel CLK-OUT / CLK-IN daisy chain, this 4-contact cable facilitates the transmission of two differential signals from one digitizer to another, enabling the synchronization of multiple boards.



A319B Clock cable assembly from Digitizer 2.0 series to Digitizers 1.0 series

The A319B is a cable assembly utilized for the distribution of Clock signals between non-homogeneous digitizer series. It connects the 3-contact connector on the Digitizer series 1.0 to the 4-pin connector on the Digitizer series 2.0. Similar to the A319A, this cable enables the transmission of the differential clock signal from one digitizer to another through the front panel CLK-OUT / CLK-IN daisy chain, allowing for the synchronization of multiple boards.



A954 Cable assembly 2.54mm 34 pin female to two 2.54mm 16 pin female - 50 cm



A952 Cable assembly 2.54mm 34 pin female to 2.54mm 34 pin female - 50 cm



A316 Cable assembly 2.54mm 2-pin header female - 5 cm



A953 Cable assembly 2.54mm 34 pin female to two 2.54mm 34 pin female - 50 cm

μ-crate

Desktop single-slot VME64X Crate

- Mechanical compatibility: 1-unit VME 6U x 160 mm modules
- Standard power: 10.5 A @+3.3 V, 10 A @+5 V, 2 A @+12 V, 2 A @-12 V
- Fan speed control:
 - Manual adjustment via hardware button (high/low state)
 - Automatic control available only with Digitizer 2.0 series
- Mains power: 100 - 240 V AC (130 W) @ 50 / 60 Hz
- Includes a 19" rack mount kit adapter



The **μ-Crate** is a mains-powered desktop device integrating a low-noise cooling vents system. The desktop form factor can be optionally converted into a 19" rack thanks to the included metal brackets.

The single-slot backplane supports VME64 and VME64X CAEN boards of the Digitizer 1.0, Digitizer 2.0 Families, the V2495 Programmable Logic Unit, as well as other CAEN boards. Only VME Modules (one-unit, 6U x 160mm) with direct connection on the front panel (via USB-2.0/3.0, CONET optical link or 1/10 GbE) and/or not requiring VME bus control (VME protocols not supported) are compatible with the μ-Crate.



The images above show the **μ-Crate** product with a Digitizer from the 2.0 Family (VX2740) installed, as well as the two possible configurations: Desktop and rack-mountable (using the two brackets included in the sales kit).

Ordering Option

Description	Code
VME64X	
VX2730 - 32 Ch. 14 bit 500MS/s Digitizer with Programmable Input Gain	WVX2730XAAAA
VX2730B - 16 Ch. 14 bit 500MS/s Digitizer with Programmable Input Gain	WVX2730BXAAA
VME64	
V2730B -16 Ch. 14 bit 500MS/s Digitizer with Programmable Input Gain	WV2730BXAAAA
Desktop	
DT2730 - 32 Ch. 14 bit 500MS/s Digitizer with Programmable Input Gain	WDT2730XAAAA
DT2730B -16 Ch. 14 bit 500MS/s Digitizer with Programmable Input Gain	WDT2730BXAAA
Accessories	
A319A - Clock & Sync Cable for Digitizers Series 2.0 interconnection (L=20cm)	WA319AXAAAAA
A319B - Clock Cable for Digitizer Series 1.0 to 2.0 interconnection (L=20cm)	WA319BXAAAAA
A954 - Cable assembly 2.54mm 34 pin female to two 2.54mm 16 pin female – 50 cm	WA954XAAAAAA
A316 - Cable assembly 2.54mm 2-pin header female – 5 cm	WA316XAAAAAA
A952 - Cable assembly 2.54mm 34 pin female to 2.54mm 34 pin female – 50 cm	WA952XAAAAAA
A953 - Cable assembly 2.54mm 34 pin female to two 2.54mm 34 pin female – 50 cm 16pin each used only	WA953XAAAAAA
µ-Crate - Desktop single-slot VME64X Crate	WUCRATEX001A

Register your device


Register your device to your **MyCAEN+** account and get access to our customer services, such as notification for new firmware or software upgrade, tracking service procedures or open a ticket for assistance. **MyCAEN+** accounts have a dedicated support service for their registered products. A set of basic information can be shared with the operator, speeding up the troubleshooting process and improving the efficiency of the support interactions.

MyCAEN+ dashboard is designed to offer you a direct access to all our after sales services. Registration is totally free, to create an account go to <https://www.caen.it/become-mycaenplus-user/> and fill the registration form with your data.



<https://www.caen.it/become-mycaenplus-user/>

2730 Digitizer Family



CAEN S.p.A.

Via Vetraria 11 55049 - Viareggio - Italy

Phone +39.0584.388.398

Fax +39.0584.388.959

info@caen.it - www.caen.it

CAENsn SAS

Gare du Nord Business Centre 14,

Rue De Dunkerque 75010 Paris - France

info@caen-sn.fr - www.caen-sn.fr

CAEN GmbH

Brunnenweg 9 64331 Weiterstadt - Germany

Phone +49 (0)212.254.4077

Mobile +49 (0)151.16.548.484

info@caen-de.com - www.caen-de.com

CAEN Technologies, Inc.

1 Edgewater Street - Suite 101

Staten Island, NY 10305 - USA

Phone +1.718.981.0401

Fax +1.718.556.9185

info@caentechnologies.com

www.caentechnologies.com

CAENspa India Private Limited

B205, BLDG42, B Wing, Azad Nagar Sangam CHS,

Mhada Layout, Azad Nagar, Andheri West

Mumbai, Maharashtra 400053 - India

info@caen-india.in - www.caen-india.in

