-
Dual triggered gate generator
-
Manual or pulse triggered START (NIM, TTL or ECL)
-
Monostable (re-trigger) or bistable operation
The Timing Units family provides precise delay generation, pulse shaping, and timing control tools for detector readout, trigger distribution, and synchronization tasks. Designed for laboratory and large-scale experiments alike, these modules generate programmable gates and delays across a wide time range; from sub-nanosecond adjustments to long timing windows, ensuring accurate alignment between detectors, electronics, and acquisition systems.
Supporting multiple logic standards (NIM, TTL, ECL) and offering both manual and external triggering options, the family enables flexible integration into timing chains, coincidence logic, and test setups. High-accuracy passive delay solutions complement programmable dual-timer generators, delivering reliable performance for applications requiring stable timing, retrigger capability, and low-jitter signal conditioning.
Programmable pulse generators and delay units covering ns to seconds timing ranges
Multi-standard logic support (NIM, TTL, ECL) with external or manual triggering
High-accuracy delays and retriggerable timing for synchronization and gating
Compact desktop, NIM, and VME solutions for flexible system integration

Dual triggered gate generator
Manual or pulse triggered START (NIM, TTL or ECL)
Monostable (re-trigger) or bistable operation

Dual triggered gate generator
Manual or pulse triggered START (NIM, TTL or ECL)
Monostable (re-trigger) or bistable operation

Completely passive delay via a set of calibrated coaxial cable stubs (50 Ω)
0.5 to 31.5 ns delay with 2.6 ns offset
0.5 ns resolution

Dual triggered gate generator
Manual or pulse triggered START (NIM or ECL input)
Monostable (retriggerable) or bistable operation
Image |
Name
|
Package |
No. Of Sections |
Function |
Inputs per Section |
Outputs per Section |
Output Width/Delay |
In Conn. |
Out Conn. | |
![]() |
V993C |
VME 2U |
2 |
Timer |
1 NIM/TTL + 1 ECL |
2+/1 NIM/TTL+ 1 ECL |
50 ns ÷ 10 s |
LEMO / Pin couple |
LEMO / Pin couple | |
![]() |
DT993 |
Desktop |
2 |
Timer |
1 NIM/TTL + 1 ECL |
2+/1 NIM/TTL+ 1 ECL |
50 ns ÷ 10 s |
LEMO / Pin couple |
LEMO / Pin couple | |
![]() |
V972 |
VME |
1 |
Delay |
1 Analog |
1 Analog |
2.6 ÷ 34.1 ns |
LEMO |
LEMO | |
![]() |
N93B |
NIM |
2 |
Timer |
1 NIM + 1 ECL |
2+/1 NIM+ 1 ECL |
50 ns ÷ 10 s |
LEMO / Pin couple |
LEMO / Pin couple |