-
12 bit 62.5 MS/s ADC
-
FPGA for real-time data processing:
-
Digital Charge to Digital Converter (DPP-QDC)
-
64 input channels (single-ended)
-
The 740 is a high channel density CAEN Waveform Digitizer family able to perform basic waveform recording and run online advanced algorithms (DPP) of charge integration. Both the elevate number of channels per board (32 for Desktop and NIM form factor, 64 for VME) and the DPP algorithm make the board a digital replacement of a traditional QDC. Data is read by a Flash ADC, 12-bit resolution and 62.5 MS/s sampling rate, which is well suited for mid-slow signals as the ones coming from inorganic scintillators coupled to PMTs, gaseous detectors and others. Sampling rate can be further reduced using the decimation feature. The acquisition can be channel independent and externally vetoed/gated. Multiple boards can be synchronized to build up complex systems.
In case of DPP mode, data can be saved in time-stamped list mode to support higher input rates and improving the throughput performances. The acquisition in DPP mode is fully controlled by the CoMPASS software (Coming Soon), which manages the algorithm parameters, builds the plots and saves the relevant energy and time spectra. In case of waveform recording mode, the user can take advantage of the CAENScope and WaveDump software to access and save the waveforms. Libraries and demo software in C and LabView are available for integration and customization of specific acquisition systems.
740 family comes in three form factors: VME (64 input channels), NIM (32 input channels) and Desktop (32 input channels). The communication to and from the board is provided through the following interfaces: USB (Desktop and NIM form factors), VMEbus (VME form factor), and Optical Link (all form factors).

12 bit 62.5 MS/s ADC
FPGA for real-time data processing:
Digital Charge to Digital Converter (DPP-QDC)
64 input channels (single-ended)

12 bit 62.5 MS/s ADC
64 input channels (single-ended)
High density input connectors, ERNI SMC Dual Row 68-pin (32 pairs)

12 bit 62.5 MS/s ADC
64 input channels (single-ended)
High density input connectors, ERNI SMC Dual Row 68-pin (32 pairs)

12 bit 62.5 MS/s ADC
FPGA for real time Digital Pulse Processing::
Digital Pulse Processing for Charge to Digital Converter (DPP-QDC)
32 or 16 input channels (single-ended)

12 bit 62.5 MS/s ADC
32 or 16 input channels (single-ended)
High density input connectors, ERNI SMC Dual Row 68-pin (32 pairs)

12 bit 62.5 MS/s ADC
FPGA for real-time data processing:
Digital Charge to Digital Converter (DPP-QDC)
64 input channels (single-ended)
Image |
Name
|
Package | No. of Channels | Max Sampling Rate (MS/s) | Bandwidth (MHz) | Full Scale Range (V) | Resolution (bits) | Board Memory (Samples/ch) | Analog Input Connectors | CAEN firmware | Open FPGA | |
![]() |
VX1740D |
VME64X | 64 | 62.5 | 30 | 2 / 10 | 12 | 192 k | SMC 68P | DPP-QDC, D-WAVE | NO | |
![]() |
V1740 |
VME | 64 | 62.5 | 30 | 2 / 10 | 12 | 192 k / 1.5 M | SMC 68P | D-WAVE | NO | |
![]() |
VX1740 |
VME64X | 64 | 62.5 | 30 | 2 / 10 | 12 | 192 k / 1.5 M | SMC 68P | D-WAVE | NO | |
![]() |
DT5740D |
Desktop | 32(SMC conn.) - 16(MCX conn) | 62.5 | 30 | 2 / 10 | 12 | 192 k | SMC 68P - MCX | DPP-QDC,D-WAVE | NO | |
![]() |
DT5740 |
Desktop | 32(SMC conn.) - 16(MCX conn) | 62.5 | 30 | 2 / 10 | 12 | 192 k | SMC 68P - MCX | D-WAVE | NO | |
![]() |
V1740D |
VME | 64 | 62.5 | 30 | 2 / 10 | 12 | 192 k | SMC 68P | DPP-QDC, D-WAVE | NO |
USB
An USB 2.0 link is provided in NIM and Desktop form factors for an easy data readout
VME Digitizer can be controlled via USB using the CAEN V3718 VME-USB2.0 Bridge
Optical Link
An Optical link is provided in any form factor for high performance data readout through CAEN proprietary daisy-chainable CONET communication protocol.
it is possible to connect up to 8/32 ADC modules to a single Optical Link Controller (Mod. A4818/A3818)
Digital I/O
Digital I/Os are provided in VME boards that can be used for individual trigger propagation to external trigger logic. This feature makes VME form factor ideal to scale up the acquisition channels where a global trigger generation is mandatory.