• Skip to main content
  • Skip to footer
CAEN logo light
  • About
    • Company Profile
    • Our policy
    • Sales network
    • Innovative Projects
    • Careers
    • How to reach us
  • Products
  • Resources
    • Documentation
    • Download
    • FAQ
    • Glossary
    • Certifications
    • General Conditions
  • Support
  • Contact
All productsForm FactorPower SupplyModular Pulse ProcessingDigitizer FamiliesDigital SpectroscopyCAEN SyS productsEducationalFirmware & SoftwarePowered CratesAccessoriesBrands

N405

Triple 4-Fold Logic Unit/Majority with VETO

Datasheet

Home Modular Pulse Processing ElectronicsDigitalCoincidence/Logic/Trigger Units N405

Photo of N405
  • Three independent sections with 4 standard NIM inputs each

  • AND, OR, MAJORITY function selectable for each section

  • One auxiliary NIM output per section whose width is equal to the coincidence duration

  • NIM shaped outputs with Fan Out of two

  • One negated NIM shaped output per section

  • One VETO input per section

  • Front panel trimmer for output width adjustment on each section

The Mod. N405 is a one unit wide NIM module housing three independent sections that can be used either as logic unit or majority. The two modes are selectable via internal DIP switches.
Each section accepts 4 input signals, a VETO input and provides 4 outputs (2 normal and 1 complementary, shaped, plus 1 linear). The linear output provides a signal whose width is equal to the time during which the input signals satisfy the conditions programmed via the front panel lever switches. The shaped output widths can be set via front panel trimmers in the range 6 ns to 800 ns.

  • LOGIC UNIT MODE
    The input signals can be disabled by means of a front panel lever switch. Each section can be programmed to perform either the AND or the OR functions via front panel switches. When only one input signal is enabled the section acts as a logic FAN-OUT independently from the selected mode.

  • MAJORITY MODE
    The front panel enable/disable lever switches are used to set the majority level. The AND/OR lever switch must be set in the AND position.


Ordering Options

Code Description
WN405XAAAAAA

N405 – Triple 4-Fold Logic Unit/Majority with Veto

RoHS

You also may be interested in…

NIM8301

NIM8301

7U 12 slot smart fan unit 300/600 W Crate
NIM8302

NIM8302

5U 10 slot 150 W Compact Crate
NIM8305

NIM8305

2 Slot Switching 450 W Mini Crate
NV8020A

NV8020A

7U CRATE VME/NIM 8 slot VME64 365W, 5 slot NIM 150W
NIM8302P

NIM8302P

5U 5 slot 150 W Portable Crate
NIM8303

NIM8303

5U 12 slot 300/600 W Crate
NIM8306

NIM8306

2 Slot Switching 750 W Mini Crate
NIM8304

NIM8304

7U 12 slot smart fan unit Switching 2000 W Crate
Download Compare Tech. Spec.

Add to Wishlist
This product is already in your Wishlist
Browse the Wishlist

Request a Quote

Request a Quote

    Submit I’ve read and accept the privacy policy *

    Compare

    Close
    Image
    Name
    Package
    Function
    Inputs per Section
    Outputs per Section
    I/O Delay (ns)
    Input Bandwidth (MHz)
    Majority
    Strobe/ Veto
    Connectors
    No. of Sections
    N405

    N405

    NIM

    Logic Unit

    4 NIM

    2+/1 NIM, NIM Linear

    < 14

    100

    Yes

    yes

    LEMO

    3

    DT1081B
    New

    DT1081B

    Desktop

    Programmable Logic Unit

    6 NIM/TTL

    4 NIM/TTL

    20

    n.a.

    Yes

    Yes

    LEMO

    4

    DT1082
    Coming Soon

    DT1082

    Desktop

    Open FPGA

    6 NIM/TTL

    4 NIM/TTL

    20

    n.a.

    Yes

    Yes

    LEMO

    4

    DT5495

    DT5495

    Desktop

    Programmable Trigger Unit FPGA: Cyclone V 5CGXC4 (50 K LEs)

    64 ECL/ PECL/ LVDS+2 bidirectional NIM/TTL (expandable up to 162)

    32 LVDS+2 bidirectional NIM/TTL (expandable up to 130)

    n/a

    Section A/B: 200, Section C/D: 250

    Yes

    Yes

    Robinson Nugent Flat/LEMO

    1

    N1082
    Coming Soon

    N1082

    NIM

    Open FPGA

    6 NIM/TTL

    4 NIM/TTL

    20

    n.a.

    Yes

    Yes

    LEMO

    4

    N455

    N455

    NIM

    OR / AND

    2 NIM

    3+/1 NIM, 1 NIM Overlap

    < 16

    130

    No

    Yes

    LEMO

    4

    V976

    V976

    VME

    Logic Unit

    4 NIM/TTL

    4 NIM/TTL

    < 9

    150

    Yes

    No

    LEMO

    4

    N1081B

    N1081B

    NIM

    Programmable Logic Unit

    6 NIM/TTL

    4 NIM/TTL

    20

    n.a.

    Yes

    Yes

    LEMO

    4

    V2495

    V2495

    VME

    Programmable Trigger Unit FPGA: Cyclone V 5CGXC4 (50 K LEs)

    64 ECL/ PECL/ LVDS+2 bidirectional NIM/TTL (expandable up to 162)

    32 LVDS+2 bidirectional NIM/TTL (expandable up to 130)

    n/a

    Section A/B: 200, Section C/D: 250

    Yes

    Yes

    Robinson Nugent Flat/LEMO

    1

    N113

    N113

    NIM

    OR

    12 NIM

    2 NIM

    < 10

    130

    No

    Yes

    LEMO

    2

    Technical Specifications

    Close

    Packaging

    One unit wide NIM module

    IN

    • Std. NIM level, 50 Ohm impedance
    • Reflection coefficient: less than 6% for Std. NIM inputs of 2 ns risetime
    • Minimum pulse width: 3.5 ns (FWHM)

    VETO

    • Std. NIM level, 50 Ohm impedance.
    • Reflection coefficient: less than 6% for Std. NIM inputs of 2 ns risetime.
    • Minimum width: 10 ns (FWHM). The VETO signal must precede the coincidence event by at least 3 ns.

    OUT and /OUT

    • Std. NIM level on 50 Ohm impedance
    • Width ranges: 6 ns to 100 ns or 20 ns to 800 ns selectable via internal jumpers
    • Rise/Falltime: 2 ns (10% to 90%)
    • Input/Output delay: 14 ns ± 2 ns

    LIN

    Std. NIM level on 50 Ohm impedance.
    Width:
    – when the J6 internal jumper is inserted, the linear output has the same width as the input coincidence duration;
    – when the J6 internal jumper is not inserted, the linear output width is 3 ns.

    Rise/Falltime: 2 ns (10% to 90%).
    Input/Output delay: 12 ns ± 2 ns.

    AND/OR logic unit mode

    • Double pulse resolution (OR): 4.5 ns
    • Minimum coincidence overlap (AND): 3 ns

    MAJORITY logic unit mode

    If “n” are the connected input signals (1 < or = n < or = 4) it is possible to set any majority level “m” with 1 < or = m < or = n

    Footer

    CAEN S.p.A.

    PI 00864500467 | REA: LU 102690

    C.I.V.: 500.500€ | CDU A47Ø7H7

    IMQ Certification
    Cyber Essentials Plus

    About Us

    • Company Profile
    • Our policy
    • Sales network
    • Innovative Projects
    • Careers
    • How to reach us

    Resources

    • Documentation
    • Accessibility Statement

    Applications

    • High Energy Physics
    • Astrophysics
    • Neutrino Physics
    • Dark Matter Investigation
    • Nuclear Physics
    • Material Science
    • Medical Applications
    • Homeland Security

    Support

    • Getting Started with MyCAEN Portal
    • CAEN LHC Commitment

    News

    • News

    Contact Us

    • Contact

    Login

        
    • Privacy Policy
    • Cookie Policy

    Copyright © 2026 CAEN S.p.A. All rights reserved. Website by Addiction

    ✕