V1725 / V1725S

16/8 Input Channel 14-bit 250 MS/s Digitizer

Home Digitizer FamiliesDigitizers 1.014-bit 250 MS/s V1725 / V1725S

14 bit 250 MS/s ADC
FPGA for real time Digital Pulse Processing
16/8 input channels (single-ended)
0.5 and 2 Vpp input range, software selectable
16-bit programmable DC offset adjustment in the full range independently on each channel
Trigger Time stamps
Multi-Event Memory buffer: 640 kS/ch or 5.12 MS/ch, divisible into up to 1024 buffers
Programmable event size and pre-post trigger adjustment
Analog Sum/Majority and digital over/under threshold flags for Global Trigger logic
Front panel clock input/output available for multiboard synchronization (direct feed through or PLL-based synthesis)
16 programmable LVDS I/Os
Optical Link interface (CONET proprietary protocol) Daisy-chainable through A5818 (PCIe Gen 3) Controller or A4818 (USB3-to-CONET)
VME64X compliant interface
Firmware upgradeable via VME/Optical Link
Fully supported by CoMPASS and WaveDump2 software

The CAEN Mod. V1725S is full replacement of previous V1725 become obsolete. Hardware has also been upgraded, introducing a larger FPGA to accommodate more complex DPP algorithms and a new A/D converter for better stability which does not require temperature-related calibration.

This Waveform Digitizer, in VME64 form factor, houses 16 or 8 Input Channel 14 bit 250 MS/s Flash ADC, designed for waveform recording and supporting advanced algorithms for online digital pulse processing (DPP).

The V1725S is well suited for mid-fast signals coming from liquid or inorganic scintillators coupled to PMTs or Silicon Photomultipliers, but also for high precision detectors as Silicon or HPGe coupled with charged sensitive preamplifiers. The acquisition can be channel independent and it is possible to make coincidence/ anti-coincidence logic among different channels and external veto/gating. Multiple boards can be synchronized to build up complex systems.

In the case of DPP mode, users can acquire quantitative physical parameters (Integrated Charge, Pulse Shape Discrimination with very fine time resolution, Pulse Height Analysis) as well as read out waveforms with automatic pulse identification and baseline suppression on channel basis (Zero-Length Encoding and Dynamic Acquisition Window). The wide range of DPP algorithms supported by the V1725S make it a “must-have” for any type of nuclear physics application. .

The acquisition in DPP-PHA and DPP-PSD modes is fully controlled by the CoMPASS software, which manage the algorithm parameters, build the plots and saves the relevant energy, time, and PSD spectra. In case of waveform recording mode, the user can take advantage of the WaveDump or WaveDump2 software to access and save the waveforms. C demos are provided to configure the algorithm parameters, control the data acquisition, saving, and plotting for DPP-DAW and DPP-ZLEPlus modes.

Libraries and demo software in C, Phyton, and LabView are available for integration and customization of specific acquisition systems.
The communication to and from the board is provided through the VMEBus and Optical Link interfaces.

Supported third-party software:

NSCLDAQ – National Superconducting Cyclotron Laboratory DAQ
FSUDAQ – Florida State University DAQ

Note: V1725S can be operated with VME8004B / VME8004X / VME8008B / VME8008X /NV8020A/VME8010 / VME8011 / VME8100 / VME8200/μ-crate.

Never use this digitizer with crates VME8001, VME8002, VME8004, and VME8004A. Overheat may damage the module.

Ordering Options

Code	Description
WV1725BXAAAA	V1725B – 16 Ch. 14 bit 250 MS/s Digitizer: 5.12MS/ch, CE30, SE (Obsolete)	RoHS
WV1725CXAAAA	V1725C – 8 Ch. 14 bit 250 MS/s Digitizer: 640kS/ch, CE30, SE (Obsolete)	RoHS
WV1725DXAAAA	V1725D – 8 Ch. 14 bit 250 MS/s Digitizer: 5.12MS/ch, CE30, SE (Obsolete)	RoHS
WV1725SBXAAA	V1725SB – 16 Ch. 14 bit 250 MS/s Digitizer: 5.12MS/ch, Arria V GX, SE	RoHS
WV1725SCXAAA	V1725SC – 8 Ch. 14 bit 250 MS/s Digitizer: 640kS/ch, Arria V GX, SE	RoHS
WV1725SDXAAA	V1725SD – 8 Ch. 14 bit 250 MS/s Digitizer: 5.12MS/ch, Arria V GX, SE	RoHS
WV1725SXAAAA	V1725S – 16 Ch. 14 bit 250 MS/s Digitizer: 640kS/ch, Arria V GX, SE	RoHS
WV1725XAAAAA	V1725 – 16 Ch. 14 bit 250 MS/s Digitizer: 640kS/ch, CE30, SE (Obsolete)	RoHS

Add to Wishlist

Request a Quote

Image	Name	Package	No. of Channels	Max Sampling Rate (MS/s)	Bandwidth (MHz)	Full Scale Range (V)	Resolution (bits)	Board Memory (Samples/ch)	Analog Input Connectors	CAEN firmware	Open FPGA
	V1725 / V1725S	VME	8 / 16	250	125	0.5 - 2	14	640 k / 5.12 M	MCX	DPP-PHA, DPP-PSD, DPP-ZLEplus, D-WAVE	NO
	DT5725 / DT5725S	Desktop	8	250	125	0.5 - 2	14	640 k / 5.12 M	MCX	DPP-PHA, DPP-PSD, DPP-ZLEplus, DPP-DAW, D-WAVE	NO
	N6725 / N6725S	NIM	8	250	125	0.5 - 2	14	640 k / 5.12 M	MCX	DPP-PHA, DPP-PSD, DPP-ZLEplus, DPP-DAW, D-WAVE	NO
	VX1725 / VX1725S	VME64X	8 / 16	250	125	0.5 - 2	14	640 k / 5.12 M	MCX	DPP-PHA, DPP-PSD, DPP-ZLEplus, DPP-DAW, D-WAVE	NO

Image	Name	Package	No. of Channels	Max Sampling Rate (MS/s)	Bandwidth (MHz)	Full Scale Range (V)	Resolution (bits)	Board Memory (Samples/ch)	Analog Input Connectors	CAEN firmware	Open FPGA
	V1725 / V1725S	VME	8 / 16	250	125	0.5 - 2	14	640 k / 5.12 M	MCX	DPP-PHA, DPP-PSD, DPP-ZLEplus, D-WAVE	NO
	DT2745	Desktop	64	125	20	[0.04 + 4]	16	21 M	2mm 40-pin header male	DPP-PHA, DPP-PSD, D-SCOPE, DPP-ZLEplus<sup>(cs)</sup>	YES
	New R5560	rack mount 19 -2U	128+6	125	60	2	14	max. 8k	RJ45	n. a.	YES
	New DTL2730	Desktop	8	500	TBD	TBD	14	TBD	MCX	DPP-PHA(cs), DPP-PSD(cs), D-SCOPE(cs)	YES
	V1761	VME	2	4000	1000	1	10	7.2 M / 57.6 M	MCX	D-WAVE	NO
	DT5751	Desktop	2(DES mode) - 4	2000(DES mode) - 1000	500	0.2 / 1	10	3.6 M(DES mode) - 1.8 M	MCX	DPP-PSD, DPP-ZLEplus, D-WAVE	NO
	VX1740D	VME64X	64	62.5	30	2 / 10	12	192 k	SMC 68P	DPP-QDC, D-WAVE	NO
	DT5725 / DT5725S	Desktop	8	250	125	0.5 - 2	14	640 k / 5.12 M	MCX	DPP-PHA, DPP-PSD, DPP-ZLEplus, DPP-DAW, D-WAVE	NO
	VX1724	VME64X	8	100	40	0.5 / 2.25 / 10	14	512 k / 4 M	MCX	DPP-PHA, DPP-DAW	NO
	DT5761	Desktop	1	4000	1000	1	10	7.2 M	MCX	D-WAVE	NO
	VX2745	VME64X	64	125	20	[0.4 ÷ 4]	16	21 M	2mm 40-pin header male	D-SCOPE, DPP-PHA, DPP-PSD, DPP-ZLEplus<sup>(cs)</sup>	YES
	DT5724	Desktop	4 / 2	100	40	0.5 / 2.25 / 10	14	512 k / 4 M	MCX	DPP-PHA, DPP-DAW, D-WAVE	NO
	DT5730 / DT5730S	Desktop	8	500	250	0.5 - 2	14	640 k / 5.12 M	MCX	DPP-PHA, DPP-PSD, DPP-ZLEplus, DPP-DAW, D-WAVE	NO
	VX2740	VME64X	64	125	50	2	16	21 M	2mm 40-pin header male	DPP-PHA, D-SCOPE, DPP-PSD, DPP-ZLEplus<sup>(cs)</sup>	YES
	V1724	VME	8	100	40	0.5 / 2.25 / 10	14	512 k / 4 M	MCX	DPP-PHA, DPP-DAW, D-WAVE	NO
	VX1761	VME64X	2	4000	1000	1	10	7.2 M / 57.6 M	MCX	D-SCOPE	NO
	DT2740	Desktop	64	125	50	2	16	21 M	2mm 40-pin header male	DPP-PHA, DPP-PSD, D-SCOPE, DPP-ZLEplus<sup>(cs)</sup>	YES
	V2740	VME	64	125	50	2	16	21 M	2mm 40-pin header male	DPP-PHA, DPP-PSD, D-SCOPE, DPP-ZLEplus<sup>(cs)</sup>	YES
	New DT2751	Desktop	16	1000	500	[0.2 ÷ 2]	14	84 M	MCX	DPP-PHA, DPP-PSD, D-SCOPE<sup>(cs)</sup>	YES
	V1730 / V1730S	VME	8 / 16	500	250	0.5 - 2	14	640 k / 5.12 M	MCX	DPP-PHA, DPP-PSD, DPP-ZLEplus, D-WAVE	NO
	N6725 / N6725S	NIM	8	250	125	0.5 - 2	14	640 k / 5.12 M	MCX	DPP-PHA, DPP-PSD, DPP-ZLEplus, DPP-DAW, D-WAVE	NO
	New VX2751	VME64X	16	1000	500	[0.2 ÷ 2]	14	84 M	MCX	DPP-PHA, DPP-PSD, D-SCOPE<sup>(cs)</sup>	YES
	VX1740	VME64X	64	62.5	30	2 / 10	12	192 k / 1.5 M	SMC 68P	D-WAVE	NO
	DT5740D	Desktop	32(SMC conn.) - 16(MCX conn)	62.5	30	2 / 10	12	192 k	SMC 68P - MCX	DPP-QDC,D-WAVE	NO
	V2745	VME	64	125	20	[0.04 + 4]	16	21 M	2mm 40-pin header male	DPP-PHA, DPP-PSD, D-SCOPE, DPP-ZLEplus<sup>(cs)</sup>	YES
	DT5742	Desktop	16 + 1	5000 (Based on DRS4 chip: 5 GS/s Switched Capacitor Array)	500	1	12	0.128 / 1	MCX	D-WAVE	NO
	VX1725 / VX1725S	VME64X	8 / 16	250	125	0.5 - 2	14	640 k / 5.12 M	MCX	DPP-PHA, DPP-PSD, DPP-ZLEplus, DPP-DAW, D-WAVE	NO
	VX2730	VME64X	32	500	250	[0.2 ÷ 4]	14	84 M	MCX	DPP-PHA, DPP-PSD, D-SCOPE<sup>(cs)</sup>	YES
	VX1730 / VX1730S	VME64X	8 / 16	500	250	0.5 - 2	14	640 k / 5.12 M	MCX	DPP-PHA, DPP-PSD, DPP-ZLEplus, DPP-DAW, D-WAVE	NO
	V2730B	VME64	16	500	250	[0.2 ÷ 4]	14	MCX	84 M	DPP-PHA, DPP-PSD, D-SCOPE(cs)	YES
	N6730 / N6730S	NIM	8	500	250	0.5 - 2	14	640 k / 5.12 M	MCX	DPP-PHA, DPP-PSD, DPP-ZLEplus, DPP-DAW, D-WAVE	NO
	V1743	VME	16	3200 (Based on SAMLONG chip: 3.2 GS/s Switched Capacitor Array)	500	2.5	12	0.007 M	MCX	D-WAVE	NO
	VX1751	VME64X	2(DES mode) - 4	2000(DES mode) - 1000	500	0.2 / 1	10	3.6 M(DES mode) - 1.8 M / 28.8 M(DES mode) - 14.4 M	MCX	DPP-PSD, DPP-ZLEplus, D-WAVE	NO
	DT5740	Desktop	32(SMC conn.) - 16(MCX conn)	62.5	30	2 / 10	12	192 k	SMC 68P - MCX	D-WAVE	NO
	V1720	VME	8	250	125	2	12	1.25 M / 10 M	MCX	DPP-PSD, D-WAVE	NO
	V1751	VME	2(DES mode) - 4	2000(DES mode) - 1000	500	0.2 / 1	10	3.6 M(DES mode) - 1.8 M / 28.8 M(DES mode) - 14.4 M	MCX	DPP-PSD, DPP-ZLEplus, D-WAVE	NO
	VX1742	VME64X	32 + 2	5000 (Based on DRS4 chip: 5 GS/s Switched Capacitor Array)	500	1	12	0.128 / 1	MCX	D-WAVE	NO
	DT5743	Desktop	8	3200 (Based on SAMLONG chip: 3.2 GS/s Switched Capacitor Array)	500	2.5	12	0.007 M	MCX	D-WAVE	NO
	DT5720	Desktop	4 / 2	250	125	2	12	1.25 M / 10 M	MCX	DPP-PSD, D-WAVE	NO
	V1742	VME	32 + 2	5000 (Based on DRS4 chip: 5 GS/s Switched Capacitor Array)	500	1	12	0.128 / 1	MCX	D-WAVE	NO
	DT2730	Desktop	32 / 16	500	250	[0.2 ÷ 4]	14	MCX	84 M	DPP-PHA, DPP-PSD, D-SCOPE	YES
	VX1743	VME64X	16	3200 (Based on SAMLONG chip: 3.2 GS/s Switched Capacitor Array)	500	2.5	12	0.007 M	MCX	D-WAVE	NO
	V1740D	VME	64	62.5	30	2 / 10	12	192 k	SMC 68P	DPP-QDC, D-WAVE	NO
	New DTL2751	Desktop	4	1000	TBD	TBD	14	MCX	TBD	DPP-PSD(cs), D-SCOPE(cs)	YES
	VX1720	VME64X	8	250	125	2	12	1.25 M / 10 M	MCX	DPP-PSD, D-WAVE	NO
	N6742	NIM	16 + 1	5000 (Based on DRS4 chip: 5 GS/s Switched Capacitor Array)	500	1	12	0.128 / 1	MCX	D-WAVE	NO

GENERAL

Weight: 440 g (8-ch. model); 540 g (16-ch, model)
Form Factor: 1-unit wide VME64
Dimension: 6U x 160 mm

ANALOG INPUT

Number of Inputs: 8 or 16, single-ended, DC coupled
Bandwidth (-3dB): 125 MHz
Impedance: 50 Ω
Connector: MCX
Full Scale Range: 2 Vpp (default Gain x1), 0.5 Vpp (Gain x4) software selectable
16-bit programmable DC offset adjustment in the full range independently on each channel

DIGITAL CONVERSION

Resolution: 14 bits
Sampling Rate: 250 MS/s simultaneously on each channel

SYSTEM PERFORMANCES

Baseline RMS Noise (open inputs)

2.6 LSB (312 uV) @2-Vpp FSR
3.4 LSB (102 uV) @0.5-Vpp FSR

DIGITAL I/O

LVDS I/O	TRG-IN/TRG-OUT/S-IN
16 differential pairs Sw programmable I/O function (individual self-trigger outputs, trigger validations, Veto, Busy, Start, Stop, Pattern Input, etc.) LVDS Zdiff = 100 Ω (when set as inputs) 2.54mm 34-pin AMPMODU Mod II male connector	General-purpose digital I/Os Sigle-ended TTL/NIM LEMO 00 male connector Software programmable function (trigger, veto, busy, etc.) TRG-IN/S-IN: internally terminated with 50 Ω (Zin = 50 Ω) TRG-OUT requires Rt = 50 Ω

ANALOG OUT

Software programmable DAC output (12-bit/125MHz) with four operating modes:
- Test Waveform: 1 Vpp test ramp generator
- Majority signal: proportional to the number of channels (enabled) under/over threshold (1 step = 125 mV)
- Buffer Occupancy: output signal is proportional to the Multi Event Buffer Occupancy (1 buffer ~ 1 mV)
- Voltage level: output signal is a programmable voltage level (0 to +1 V range with 12-bit resolution)

ACQUISITION MEMORY

640 kS/ch (2.5 ms @ 250 MS/s) or 5.12 MS/ch (20 ms @ 250 MS/s) Multi-event Buffer divisible into 1 ÷ 1024 buffers
Independent read and write access
Programmable event size and pre/post-trigger

COMMUNICATION INTERFACE

VMEbus	Optical Link
VME64X compliant Data modes: D32, BLT32, MBLT64, CBLT32/64, 2eVME, 2eSST, Multi Cast Cycles Transfer Rate: 60 MB/s (MBLT64), 100 MB/s (2eVME), 160 MB/s (2eSST) Sequential and random access to the data of the Multi Event Buffer The Chained readout allows to read one event from all the boards in a VME crate with a BLT access	CAEN proprietary CONET protocol Transfer Rate: up to 80 MB/s Daisy Capability: up to 8 ADC modules per single optical link by A5818 Controller or A4818 Adapter

TRIGGER AND EVENT ACQUISITION

Triggered Mode

Trigger Sources

Trigger Timestamp – Waveform Rec. firmware

All the channels fire simultaneously upon a global trigger generated by the Central Logic Unit receiving the trigger source signals; a zero suppression function is available.

Software by register writing
External upon the leading edge of The TRG-IN signal (TTL/NIM)
Local (self-trigger) upon the channel discriminator with programmable threshold

Resolution: 16 ns
Counter range: 31 bits (default); extendable to 48-bit by firmware
Full-scale range: ~ 17 s @31-bit

Streaming Readout Mode

Each channel autonomously identifies the ROI and uses the local trigger to get events independently on the other channels; validation logics can be configured for correlated acquisition (coincidence/anticoincidence).

Trigger Timestamp – DPP firmware

DPP-PHA:

Resolution: 4 ns
Counter Range: 47 bits
Full-scale range: 156 h

DPP-PSD:

Resolution: 4 ns
Counter Range: 47-bit
Full-scale range: 156 h
Digital CFD: 10-bit, 4 ps fine timestamp

DPP-DAW:

Resolution: 4 ns
Counter Range: 48 bits
Full-scale range: 321 h

DPP-ZLEplus:

Resolution: 32 ns
Counter Range: 48 bits
Full-scale range: 1250 h

SYNCHRONIZATION

Clock Generation

CLK-IN/CLK-OUT Connector

By default, the Digitizer’s main clocks are generated upon a 50MHz reference frequency that can optionally be internal (50MHz local Oscillator) or external (CLK-IN). Onboard programmable PLL allows locking to different external frequencies.

Reference clock differential signal
2.54mm 3-pin AMPMODU Mod II male connector
CLK-IN: AC-coupled LVDS, ECL, PECL, LVPECL, CML (Zdiff = 100 Ω)
CLK-OUT: LVDS

Clock Synchronization

Default 50MHz frequency distributed by:

Fan-in into CLK-IN (DT4700)
CLK-IN/CLK-OUT Daisy chain with sw programmable CLK-OUT delay shift

PLL programming files for supported custom frequencies can be generated and loaded by the CAEN Toolbox software.

Data Synchronization

Programmable Busy/Veto logic on differential LVDS I/O, or single-ended NIM/TTL I/O for event building.

Run Synchronization (Acquisition Start/Stop)

Optionally, by Daisy chain or fan-in propagation through differential LVDS I/O or single-ended NIM/TTL I/O.

Trigger Distribution

TRG-IN/TRG-OUT NIM/TTL LEMO I/O (global trigger) or LVDS I/O (global or local trigger).

FPGA

V1725	V1725S
Altera Cyclone EP4CE30 One FPGA serves 4 channels	Intel/Altera Arria V GX One FPGA serves 4 channels

CAEN FIRMWARE

DPP Firmware (Shareware)

Waveform Recording Firmware (Freeware)

Upgrades (Free)

Pay firmware implementing a digital pulse processing algorithm:

DPP-PHA: Pulse Height Analysis
DPP-PSD: Charge Integration and Pulse Shape Discrimination
DPP-DAW: Dynamic Acquisition Window
DPP-ZLEplus: Zero Length Encoding

30-minute per power cycle in Trial mode; license is required for full-time work.

Designed for waveform recording.

Web available CFA files for Waveform Recording and DPP firmware upgrade through the CAEN Toolbox software, via VMEbus or Optical Link.

SOFTWARE

Readout Software for Waveform Rec. Firmware (Freeware)	Readout Software for DPP Firmware (Freeware)	SDK and Tools (Freeware)
CAEN WaveDump: Digitizer 1.0 series support, single-board management, user-customizable WaveDump2: Digitizer 1.0 and 2.0 series support, single and multi-board management, GUI based	CoMPASS: Digitizer 1.0 and 2.0 series support, single and multi-board management, GUI based DPP-DAW, Dpp-ZLEplus Readout Demos: sample codes with C source files to dial with the DAW and ZLE functionalities, and help in user’s DAQ development	General-purpose libraries (C/Python, LabVIEW) with demo samples for host Windows® and Linux® PC.

ENVIRONMENTAL

Environment: Indoor use
Operating Temperature: 0°C to +40°C
Storage Temperature: -10°C to +60 °C
Operating Humidity: 10% to 90% RH non condensing
Storage Humidity: 5% to 90% RH non condensing
Pollution Degree: 2
Overvoltage Category: II
EMC Environment: Commercial and light industrial
IP Degree: Enclosure (desktop models), not for wet location

REGULATORY COMPLIANCE

EMC: CE 2014/30/EU Electromagnetic Compatibility Directive
Safety: CE 2014/35/EU Low Voltage Directive

POWER CONSUMPTIONS

V1725	V1725B/C/D	V1725S	V1725SB	V1725SC	V1725SD
5.2 A (Typ.) @+5V	n.a.	7.5 A (Typ.) @+5V	8.0 A (Typ.) @+5V	5.0 A (Typ.) @+5V	6.5 A (Typ.) @+5V
0.75 (Typ.) @+12V	n.a.	0.70 (Typ.) @+12V	0.8 A (Typ.) @+12V	0.5 A (Typ.) @+12V	0.5 A (Typ.) @+12V

V1725 / V1725S

16/8 Input Channel 14-bit 250 MS/s Digitizer

Software

CAEN Toolbox

CAENDigitizer Library

COMPASS

WaveDump

CAEN FELib Library

WAVEDUMP2

Firmware

D-WAVE

DPP-PSD

DPP-PHA

DPP-ZLEPLUS

DPP-DAW

DPP-SUP

Accessories

A4818

A954

A316

A318

DT4700

A317

A5818

A319B

AI2700

A654

A659

A952

A953

Ordering Options

You also may be interested in…

A4818

DT5725 / DT5725S

VME8008B

µ-crate

NV8020A

V1725 / V1725S

VME8100

VME8011

VME8200

VX1725 / VX1725S

A5818

V3718

V4718

VME8004B

VME8004X

VX3718

VX4718

VME8008X

Request a Quote

Compare

Technical Specifications

Footer

About Us

Resources

Applications

Support

News

Contact Us

Login